<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url>
    <loc>https://hangu.tistory.com</loc>
    <lastmod>2026-09-19T15:01:50+09:00</lastmod>
    <priority>1.0</priority>
  </url>
<url>
  <loc>https://hangu.tistory.com/category</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW/GIT</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW/GIT</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW/Verilog</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW/Verilog</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW/SystemVerilog</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW/SystemVerilog</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW/SystemVerilog%20for%20Verification</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW/SystemVerilog%20for%20Verification</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/category/HW/UVM</loc>
</url>
<url>
  <loc>https://hangu.tistory.com/m/category/HW/UVM</loc>
</url>
<url><loc>https://hangu.tistory.com/tag</loc></url>
<url><loc>https://hangu.tistory.com/guestbook</loc></url>
<url><loc>https://hangu.tistory.com/m/guestbook</loc></url>


<url>
  <loc>https://hangu.tistory.com/entry/SystemVerilog-Data-tpye-and-Module-design</loc>
  <lastmod>2024-05-25T16:20:27+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/SystemVerilog-Data-tpye-and-Module-design</loc>
  <lastmod>2024-05-25T16:20:27+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/SystemVerilog-SystemVerilog-%EA%B8%B0%EC%B4%88</loc>
  <lastmod>2024-05-25T15:43:32+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/SystemVerilog-SystemVerilog-%EA%B8%B0%EC%B4%88</loc>
  <lastmod>2024-05-25T15:43:32+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/SystemVerilog-%EB%B0%8F-UVM-%EA%B3%B5%EB%B6%80-%EA%B3%84%ED%9A%8D</loc>
  <lastmod>2024-05-25T14:17:15+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/SystemVerilog-%EB%B0%8F-UVM-%EA%B3%B5%EB%B6%80-%EA%B3%84%ED%9A%8D</loc>
  <lastmod>2024-05-25T14:17:15+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/VSCODEGIT-00%ED%99%98%EA%B2%BD%EC%84%A4%EC%A0%95</loc>
  <lastmod>2024-06-09T15:22:50+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/VSCODEGIT-00%ED%99%98%EA%B2%BD%EC%84%A4%EC%A0%95</loc>
  <lastmod>2024-06-09T15:22:50+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/SystemVerilogVerification-Guidelines</loc>
  <lastmod>2024-04-21T12:14:48+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/SystemVerilogVerification-Guidelines</loc>
  <lastmod>2024-04-21T12:14:48+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/Overview</loc>
  <lastmod>2024-05-26T00:05:07+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/Overview</loc>
  <lastmod>2024-05-26T00:05:07+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/entry/GIT-SVN-%EC%B0%A8%EC%9D%B4</loc>
  <lastmod>2024-06-09T15:25:12+09:00</lastmod>
</url>
<url>
  <loc>https://hangu.tistory.com/m/entry/GIT-SVN-%EC%B0%A8%EC%9D%B4</loc>
  <lastmod>2024-06-09T15:25:12+09:00</lastmod>
</url>
</urlset>